


X12 DIS (14" / 15" / 17") Chocolate X12 Intel Crescent Bay ULT Platform Block Diagram

PCB 10L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : GND
LAYER 7 : IN3
LAYER 8 : IN4
LAYER 9 : GND
LAYER 10 : BOT




PROJECT : X12
Quanta Computer Inc.


Size Custom	Document Number Block Diagram	Rev 1A
Date: Thursday, February 26, 2015	Sheet	1 of 40

NB5/RD3


Note
VGA/CPU need check PW



Processor pull-up (CPU)




Haswell ULT Processor (DDR3L)




PROJECT : X12
Quantas Computer Inc.


Size: Custom Document Number: ULT 2/9 (DDR3 I/F) Rev: 1A
Date: Thursday, February 26, 2015 Sheet: 3 of 40









PCH Pull-high/low(CLG)




PLTRST#(CLG)



System PWR_OK(CLG)



Lynx Point-LP Platform Controller Hub (HDA,JTAG,SATA)



PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode							
SDIO_D0 /GPIO66	Top-Block Swap	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)							
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up							
HDA_SDO /I2S0_TXD	Flash Descriptor Security Only for Interposer	PWROK	0 = Default (weak pull-down 20K) 1 = Can be Overriden	30 GPIO33_EC 1K 4 ACZ_SDOU1						
GSPI0_MOSI /GPIO86	Boot BIOS Selection	PWROK	<table border="1"><thead><tr><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>LPC</td></tr><tr><td>0</td><td>SPI(Default)</td></tr></tbody></table>	GNT0#	Boot Location	1	LPC	0	SPI(Default)	
GNT0#	Boot Location									
1	LPC									
0	SPI(Default)									
GPIO15	TLS Confidentiality	PWROK	0 = ME Crypto Transport Layer Security cipher suite with no confidentiality(Default) 1 = Intel ME Crypto TLS cipher suite with confidentiality							
DSWVRMEN	Deep Sx Well On-Die Voltage Regulator Enable	ALWAYS	Should be always pull-up	+3V_RTC0 330K 4 DSWVRMEN 6						
				<div>30 PCH_SPI_CS0#_R PCH_SPI_CS0#_R</div> <div>30 PCH_SPI1_CLK#_R PCH_SPI1_CLK#_R</div> <div>30 PCH_SPI1_SI_R PCH_SPI1_SI_R</div> <div>30 PCH_SPI1_SO_R PCH_SPI1_SO_R</div>						

HDD (SATA3 6.0Gb/s)


ODD (SATA3 3.0Gb/s)

DG recommended that SATA AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.


RTC Clock 32.768KHz



RTC Circuitry(RTC)



HDA Bus(CLG)




GPIO Pull UP




Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023

4M SPI ROM Socket



PCH SPI ROM(CLG)




PROJECT : X12
Quanta Computer Inc.


Size	Document Number	Rev
Custom	ULT 6/9(SATA/HDA)	1A
Date: Thursday, February 26, 2015	Sheet	40

Lynx Point-LP Platform Controller Hub (HDA,JTAG,SATA)


PCI/USB0C# Pull-up(CLG)




USB3.0 M/B




SMBus/Pull-up(CLG)




CLK_REQ/Strap Pin(CLG)




SMBus/Pull-up(CLG)








The diagram shows a 10-board system. Each board is connected to a common 3V+V_DEEP_SUPPLY rail. The boards are labeled BOARD_ID0 through BOARD_ID9. Each board has a 10K 4 resistor connected to the rail. The resistors are labeled R174, R205, R558, R248, R175, R167, R161, R204, R160 on the left and R539, R199, R559, R255, R540, R549, R164, R198, R163 on the right. A 3V+V_DEEP_SUPPLY rail is shown at the top right.



	6,7,8,9,11,12,13,14,15,16,22,23,24,25,26,27,29,30,35,36,37	+3V	
23,24,25,26,27,29,36	+5V	8 +V1.05S_AUSB3PLL 7 +V1.05S_ASATA3PLL 8 +V1.05S_AXCK_LCPPLL	
2,4,7,9,11,27,30,34,35,36,39	+1.05V	7.27	+3V_RTC
6,9,11,27,29,30,32,34,36,39	+3VS5	2,4,12,13,33	+1.35VSUS
13,25,27,28,32,33,34,35,36,37,38,39	+5VS5		




APS





PROJECT : X12
Quanta Computer Inc.
ULT

Size	Document Number	Rev
	HSW XDP & APS	1A
Date: Thursday, February 26, 2015	Sheet 11 of 40	


DIMM & Footprint 同Joshua提供





M_A_DQ[63:0] 3



For EMI RESERVE





Place these Caps near So-Dimm0.




PROJECT : X12
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR3 DIMM0-STD(4.0H)	1A
Date: Thursday, February 26, 2015	Sheet 12 of 40	




Local Thermal Sensor

mv可移除




DDR3L SODIMM ODT GENERATION





Place these Caps near So-Dimm1.

1uF/10uF 4pcs on each side of connector




VREF DQ1 M1 Solution











PEX IOVDD + PEX IOVDDQ = 1.042A




PEX_PLL_HVDD +
PEX_SVDD 3V3 = 143mA



Power up sequence






Power down sequence




PROJECT : X12
Quanta Computer Inc.

Size Custom	Document Number N16S-GT (PCIE I/F) /NVDD	Rev 1A
Date: Thursday, February 26, 2015		Sheet 14 of 40





4.99k	CS24992PB26
10k	CS31002PB26
15k	CS31502PB24
20k	CS32002PB29
24.9k	CS32492PB16
30.1k	CS33012PB18
34.8k	CS33482PB22
45.3k	CS34532PB18



Change Pin2&5 connect +3V_AON for GPU power sequence 11/11 SI




Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

VRAM Configuration Table

RAMCFG	DESCRIPTION	Vendor	Vendor P/N	256Mx16 Strap	128Mx16 Strap	QBC	TOP B/S
1110	DDR3L 256Mx16, 64bit, 4Gb,900MHz	HYNIX	H5TC4G63CFR-N0C	0XE	TBD	AKD5PZDTW02	AKD5PZDTW01
0011	DDR3L 256Mx16, 64bit, 4Gb,900MHz	Micron	MT41J256M16HA-093G:E	0x4	TBD	AKD5PZSTL01	AKD5PZSTL00
1111	DDR3L 256Mx16, 64bit, 4Gb,900MHz	SAMSUNG	K4W4G1646E-BC1A	0XF	TBD	AKD5PGDT501	AKD5PGDT500

GPIO ASSIGNMENTS


GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMMORY_VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding



PROJECT : X12
Quanta Computer Inc.

Size Custom	Document Number	Rev
	N16S-GT (GPIO/STRAPS)	1A
Date: Thursday, February 26, 2015	Sheet 17	of 40


Rank0



Rank1

HYU 256Mx16, H5TC4G63AFR-11C
MIC 256Mx16, MT41J256M16HA-093G:E
SAM 256Mx16, K4W4G1646D-BC1AQBC PN : AKD5PGWTW08---TOP B/S PN : AKD5PGWTW07
QBC PN : AKD5PZSTL01---TOP B/S PN : AKD5PZSTL00
QBC PN : AKD5PGWT501---TOP B/S PN : AKD5PGWT502


19




Rank1

HYU 256Mx16, H5TC4G63APR-11C QBC PN : AKD5PGWTW08---TOP B/S PN : AKD5PGWTW07
MIC 256Mx16, MT41J256M16HA-093G:E QBC PN : AKD5PZSTL01---TOP B/S PN : AKD5PZSTL00
SAM 256Mx16, K4W4G1646D-BC1A QBC PN : AKD5PGWT501---TOP B/S PN : AKD5PGWT502

U4005





U4006


96-BALL
SDRAM DDR3
VRAM_DDR3_M11_256MX16

PROJECT : X12
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR3L - RANK1	1A
Date: Thursday, February 26, 2015		Sheet 21 of 40







LVDS Only



6,7,8,9,10,11,12,13,14,15,16,23,24,25,26,27,29,30,35,36,37 +3V



L10: need use CV-4709MN00 for Vendor suggestion




SWR MODE	LDO MODE
Stuff L10	Stuff R59

	PROJECT : X12		
	Quantia Computer Inc.		
	Size Custom	Document Number	Rev ?
NB5/RD3	RTD2136		
Date: Thursday, February 26, 2015	Sheet 22	of 40	


LID Switch












Change 220 ohm for EA 11/13 SI






HDMI SMBus Isolation




Close to HDMI connector







[illegible]



	BADD
HIGH	4EH/4F (default)




Touch screen




Accelerometer Sensor

G-Sensor Power need check



Green CLK Circuitry





Change Green CLK to Crystal 11/21 SI



PROJECT : X12
Quanta Computer Inc.


Size Custom	Document Number TPM/G-Sensor/G-CLK/TS/FP	Rev 1A
Date: Thursday, February 26, 2015	Sheet 27 of	40



EMI CAP


+VIN	EC101	*0.1U/25V_4	+VIN	EC121	*0.1U/25V_4
+VIN	EC102	*0.1U/25V_4	+VIN	EC122	*0.1U/25V_4
+VIN	EC103	*0.1U/25V_4	+VIN	EC123	*0.1U/25V_4
+VIN	EC104	*0.1U/25V_4	+VIN	EC124	*0.1U/25V_4
+VIN	EC105	*0.1U/25V_4	+VIN	EC125	*0.1U/25V_4
+VIN	EC106	*0.1U/25V_4	+VIN	EC126	*0.1U/25V_4
+VIN	EC107	*0.1U/25V_4	+VIN	EC127	*0.1U/25V_4
+VIN	EC108	*0.1U/25V_4	+VIN	EC128	*0.1U/25V_4
+VIN	EC109	*0.1U/25V_4	+VIN	EC129	*0.1U/25V_4
+VIN	EC110	*0.1U/25V_4	+VIN	EC130	*0.1U/25V_4
+VIN	EC111	*0.1U/25V_4			
+VIN	EC112	*0.1U/25V_4			
+VIN	EC113	*0.1U/25V_4			
+VIN	EC114	*0.1U/25V_4			
+VIN	EC115	*0.1U/25V_4			
+VIN	EC116	*0.1U/25V_4			
+VIN	EC117	*0.1U/25V_4			
+VIN	EC118	*0.1U/25V_4			
+VIN	EC119	*0.1U/25V_4			
+VIN	EC220	*0.1U/25V_4			

Mini Card WLAN/BT(Optional)




14" SATA ODD


Bypass CAP close conn



15" SATA ODD




HDD






PROJECT : X12
Quanta Computer Inc.

Size	Document Number	Rev
Custom	WLAN/NGFF/MSATA	1A
Date: Thursday, February 26, 2015	Sheet	29 of 40



90W DC JACK








USB Charge Support	Ra	Rb
VINE (No support)	Stuff	NA
ENVY (Support)	NA	Stuff












Battery Connector	Pavillion	ENVY
14"	-	-
15"	-	-
17"	-	-

USB Charge Support	PR185	PR184
Pavillion	Stuff	NA
ENVY (USB charge)	NA	Stuff

UMA	Disable Page 41 、 42 、 43 ,but keep below location
Page 41	PC161 、 PC162
Page 42	PC138 、 PC144 、 PC4 、 PC148
Page 43	PC84 、 PC102 、 PC88 、 PC97 、 PC40 、 PC33

Discrete	Location	Part Number
N15S (25W)	PR155	CS29532FB10
	PC151 、 PC160	NA
	PQ21 、 PQ23 、 PQ25 、 PQ28	NA
N15P (35W)	PR155	CS31242FB13
	PC151 、 PC160	Stuff
	PQ21 、 PQ23 、 PQ25 、 PQ28	Stuff

	PROJECT : X12		Rev
	Quanta Computer Inc.		
Size	Document Number		
Date: Thursday, February 26, 2015		40	40
Sheet		of	

For ICT review only